Array of Engineers has designed a custom SLVS-EC (Scalable Low-Voltage Signaling with Embedded Clock) IP core for FPGA developers.